diff options
author | Shreesh Chhabbi <shreesh.chhabbi@intel.corp-partner.google.com> | 2021-01-20 09:07:25 -0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2021-02-10 07:23:09 +0000 |
commit | fbad99f347957871269d197b80df18e2912c622f (patch) | |
tree | 961d9960b629f778207cd2fa7a0e7732094690b3 /src/soc/qualcomm/ipq40xx/lcc.c | |
parent | 79cc5e01b895fdc3740cbe96c81c5f49d0408985 (diff) |
soc/intel/tgl: Update S0ix enable mask based on SoC and mainboard design
This change uses the following information to determine the
appropriate S0ix states to enable as per PDG document: 607872
for TGL UP3 UP Rev2p2 (section 10.13):
1. SoC - UP3 v/s UP4
2. H/W design - external phy gating, external clk gating, external bypass
3. Devices enabled at runtime - CNVi, ISH
In some cases, it is recommended to use a shallower state for
S0ix even if the higher state can be achieved (e.g. with external
gating not enabled). This recommendation is because the shallower
state is determined to provide better power savings as per the
above document. Deepest state expected on tigerlake up3 based
platforms is S0i3.2.
BUG=b:177821896
TEST=Build coreboot for volteer. Verify that deepest
S0ix substate that is enabled is S0i3.1
Signed-off-by: Shreesh Chhabbi <shreesh.chhabbi@intel.corp-partner.google.com>
Change-Id: I5f2ac8b72d0c9b05bc02c092188d0c742cc83af9
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49766
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/ipq40xx/lcc.c')
0 files changed, 0 insertions, 0 deletions