summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/ipq40xx/clock.c
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2020-06-03 13:06:24 -0700
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-06-09 18:43:57 +0000
commit92a3a304af8b97d5628646788263c7ddf2b3a998 (patch)
treec0ccee14cc0c8e23ae23ddfefae67e2fa4045bf8 /src/soc/qualcomm/ipq40xx/clock.c
parent6d81eceb74c3821b7a9e0aadda63c7231a3c9caf (diff)
soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs
The Connect Topology Command(CNTP) is sent with default timeout value (0x1388) along with FW CM. The CNTP is supposed to be skipped while using SW CM. While transition from FW CM to SW CM, the default timeout value could cause boot time delay up to ~10 seconds. Set this FSPS UPD ITbtConnectTopologyTimeoutInMs to be 0 in order to avoid the 10 seconds delay. Future FSP release will evaluate this ITbtConnectTopologyTimeoutInMs value. While FSP finds this UPD value being 0, FSP will skip sending CNTP. BUG=b:155893566 TEST=Built image with SW CM Thunderbolt firmware and verified no outstanding delay time while using FSP v3197 during boot to kernel. Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: I47e3519fd818cb56e6abd16464d8370ffddabc5b Reviewed-on: https://review.coreboot.org/c/coreboot/+/42056 Reviewed-by: Caveh Jalali <caveh@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/ipq40xx/clock.c')
0 files changed, 0 insertions, 0 deletions