summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/Makefile.inc
diff options
context:
space:
mode:
authorVadim Bendebury <vbendeb@chromium.org>2014-09-02 13:20:47 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-03-23 15:34:18 +0100
commitc7b3f727f5ce95fdee26ef819263e9efb70e7a54 (patch)
tree1fe386448cd8415c60cbfe90feff19c9107108c8 /src/soc/qualcomm/Makefile.inc
parenta252a759c8bac6a5f42af74ddca2139724f6018f (diff)
danube: use SOC specific rom stage code
Romstage initialization code does not need to be board specific, keep it in the SOC directory. Should there be a need for the board specific code, it can be added later. BUG=chrome-os-partner:31438 TEST=with upcoming patches, the urara board coreboot builds fine Change-Id: Ib619fa9313d463ded13e9259e50bb5aeaab4fb05 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 2c08977aaa5e9b5da29359d1920d7d8b61ce86d3 Original-Change-Id: I27e2d225bd36c42ccd29128d0ea9a970566c02af Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/215992 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/8764 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/Makefile.inc')
0 files changed, 0 insertions, 0 deletions