summaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra210/soc.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-08-14 11:55:10 +0530
committerMartin Roth <martinroth@google.com>2017-08-21 16:13:10 +0000
commit19a7adeffe5a9d50fec9cb4ab81a7d40ce387f08 (patch)
tree53d7a05e1b6329000a648bdbc42a378bff9d7c01 /src/soc/nvidia/tegra210/soc.c
parentd6bd825d6c584d38bb69e5c4cccae4255837f359 (diff)
soc/intel/skylake: Add Kconfig option to select UART index
Skylake/Kabylake SOC has two possible ways to make serial console functional. 1. Legacy IO based access using Port 0x3F8. 2. LPSS UART PCI based access. This patch to provide option to select index for LPSS UART port: 0 = LPSS UART0, 1 = LPSS UART1, 2 = LPSS UART2 PCI based LPSS UART2 is by default enabled for Chrome Design. Change-Id: I9647820fe59b5d1a1001a611b9ae3580946da0ae Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/20996 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/nvidia/tegra210/soc.c')
0 files changed, 0 insertions, 0 deletions