summaryrefslogtreecommitdiff
path: root/src/soc/mediatek
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@chromium.org>2017-08-05 11:12:44 -0700
committerFurquan Shaikh <furquan@google.com>2017-08-10 16:25:14 +0000
commitea4ece61b6fc787c652a193ecd04c075daca3158 (patch)
tree44ce6dc1af1cd2f7ef61bd4510e3da694fd9119d /src/soc/mediatek
parent96024836077d28100035950e517b2ae5ad1ab5d9 (diff)
soc/intel/apollolake: Enable UART debug controller on S3 resume
1. Add a new variable to GNVS to store information during S3 suspend whether UART debug controller is enabled. 2. On resume, read stored GNVS variable to decide if UART debug port controller needs to be initialized. 3. Provide helper functions required by intel/common UARRT driver for enabling controller on S3 resume. BUG=b:64030366 Change-Id: Idd17dd0bd3c644383f273b465a16add184e3b171 Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/20888 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek')
0 files changed, 0 insertions, 0 deletions