aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek
diff options
context:
space:
mode:
authorTristan Shieh <tristan.shieh@mediatek.com>2019-08-06 14:19:03 +0800
committerPatrick Georgi <pgeorgi@google.com>2019-08-21 09:28:13 +0000
commit526d840b13386d76ddbd5130f82940130e621dc4 (patch)
tree20e4ed71d358b9c6e2d9f45a4001f231195dd3e0 /src/soc/mediatek
parent4b3047833f9bce984e2710b98be5100f684cc337 (diff)
mediatek/mt8183: Overlap decompressor, verstage and romstage
Since SRAM space is too small to fit all needed features, enable VBOOT_RETURN_FROM_VERSTAGE and overlap decompressor, verstage and romstage to gain more space. BUG=b:134351649 BRANCH=none TEST=emerge-kukui coreboot Change-Id: Ibe336cf93b01fa2ea57b4c2e0a89685424878c91 Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34871 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek')
-rw-r--r--src/soc/mediatek/mt8183/Kconfig1
-rw-r--r--src/soc/mediatek/mt8183/include/soc/memlayout.ld5
2 files changed, 3 insertions, 3 deletions
diff --git a/src/soc/mediatek/mt8183/Kconfig b/src/soc/mediatek/mt8183/Kconfig
index c60cdea38d..9ac57bddfd 100644
--- a/src/soc/mediatek/mt8183/Kconfig
+++ b/src/soc/mediatek/mt8183/Kconfig
@@ -15,6 +15,7 @@ config VBOOT
select VBOOT_MUST_REQUEST_DISPLAY
select VBOOT_STARTS_IN_BOOTBLOCK
select VBOOT_SEPARATE_VERSTAGE
+ select VBOOT_RETURN_FROM_VERSTAGE
config DEBUG_DRAM
bool "Output verbose DRAM related debug messages"
diff --git a/src/soc/mediatek/mt8183/include/soc/memlayout.ld b/src/soc/mediatek/mt8183/include/soc/memlayout.ld
index 6a11a0ed8b..d8d5f6660a 100644
--- a/src/soc/mediatek/mt8183/include/soc/memlayout.ld
+++ b/src/soc/mediatek/mt8183/include/soc/memlayout.ld
@@ -40,9 +40,8 @@ SECTIONS
SRAM_END(0x00120000)
SRAM_L2C_START(0x00200000)
- OVERLAP_DECOMPRESSOR_ROMSTAGE(0x000201000, 152K)
- BOOTBLOCK(0x00227000, 89K)
- VERSTAGE(0x0023E000, 114K)
+ OVERLAP_DECOMPRESSOR_VERSTAGE_ROMSTAGE(0x00201000, 188K)
+ BOOTBLOCK(0x00230000, 64K)
SRAM_L2C_END(0x00280000)
DRAM_START(0x40000000)