summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/pll.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-04-28 22:47:33 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-06-07 00:12:35 +0000
commit7a5dd781d147d1f119290f258f6897fffba417dd (patch)
tree3d381a23979b3e26ce0fb876ed31dc955df4a5dd /src/soc/mediatek/mt8192/pll.c
parente3c9a04f8b398696394fe98b054f0f5bf5523425 (diff)
soc/amd/common/data_fabric/domain: provide amd_pci_domain_fill_ssdt
Generate the PCI0 _CRS ACPI resource template to tell the OS which PCI bus numbers and IO and MMIO regions can be used for PCI devices below _SB/PCI0. This data corresponds to what amd_pci_domain_scan_bus and amd_pci_domain_read_resources provided to the resource allocator. This makes sure that the PCI0 _CRS ACPI resource template matches the constraints the resource allocator used when allocating resources. TEST=With also the rest of the current patch train applied, the generated _CRS resource template contains the expected PCI bus numbers and IO and MMIO resources and both Linux and Windows boot on Mandolin. Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Iaf6d38a8ef5bb0163c4d1c021bf892c323d9a448 Reviewed-on: https://review.coreboot.org/c/coreboot/+/74843 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc/mediatek/mt8192/pll.c')
0 files changed, 0 insertions, 0 deletions