aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/Makefile.inc
diff options
context:
space:
mode:
authorHuayang Duan <huayang.duan@mediatek.com>2020-06-22 19:52:45 +0800
committerHung-Te Lin <hungte@chromium.org>2020-10-20 06:58:48 +0000
commitc90a9e68b77caf5c909b4b10120374d50dd7ce66 (patch)
tree94e16e09521744aef931673f8d1f8fe29e77149e /src/soc/mediatek/mt8192/Makefile.inc
parent79a812e5366586eaacb36b09d592adfaace3dafc (diff)
soc/mediatek/mt8192: Do dram fast calibration
Load params from flash and use those params to do dram fast calibration. Signed-off-by: Huayang Duan <huayang.duan@mediatek.com> Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Change-Id: I45a4fedc623aecfd000c5860e0e85175f45b8ded Reviewed-on: https://review.coreboot.org/c/coreboot/+/44569 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/soc/mediatek/mt8192/Makefile.inc')
-rw-r--r--src/soc/mediatek/mt8192/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8192/Makefile.inc b/src/soc/mediatek/mt8192/Makefile.inc
index 533eae294d..b047ce9394 100644
--- a/src/soc/mediatek/mt8192/Makefile.inc
+++ b/src/soc/mediatek/mt8192/Makefile.inc
@@ -20,6 +20,8 @@ romstage-y += ../common/cbmem.c
romstage-y += emi.c
romstage-y += flash_controller.c
romstage-y += ../common/gpio.c gpio.c
+romstage-y += ../common/mmu_operations.c
+romstage-y += memory.c dramc_param.c ../common/memory_test.c
romstage-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c
romstage-y += ../common/timer.c
romstage-y += ../common/uart.c