aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/Makefile.inc
diff options
context:
space:
mode:
authorCK Hu <ck.hu@mediatek.com>2020-04-07 12:06:31 +0800
committerHung-Te Lin <hungte@chromium.org>2020-08-13 05:34:18 +0000
commit958ab46ddae6bf906e4db3d499ca719c019c78c8 (patch)
tree86b396c82767fbedc7391f42bf9a22e1d09fbbea /src/soc/mediatek/mt8192/Makefile.inc
parent5559a449d4c02b3652d9e5294f4a0550686afbcf (diff)
soc/mediatek/mt8192: Add DRAM resource in ramstage
Add DRAM resource in ramstage to load payload. Signed-off-by: CK Hu <ck.hu@mediatek.com> Change-Id: Iac02f81fc7d47851b3bba442eb7043169fbdbcfb Reviewed-on: https://review.coreboot.org/c/coreboot/+/44410 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/soc/mediatek/mt8192/Makefile.inc')
-rw-r--r--src/soc/mediatek/mt8192/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8192/Makefile.inc b/src/soc/mediatek/mt8192/Makefile.inc
index 25574c9ac8..b0faf6290c 100644
--- a/src/soc/mediatek/mt8192/Makefile.inc
+++ b/src/soc/mediatek/mt8192/Makefile.inc
@@ -18,7 +18,9 @@ romstage-y += ../common/timer.c
romstage-y += ../common/uart.c
ramstage-y += ../common/gpio.c gpio.c
+ramstage-y += emi.c
ramstage-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c
+ramstage-y += soc.c
ramstage-y += ../common/timer.c
ramstage-y += ../common/uart.c