summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8186/include
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>2022-01-25 09:53:12 +0800
committerHung-Te Lin <hungte@chromium.org>2022-01-26 09:15:59 +0000
commit707aa2ae77b2b5bded91c0c963b8a9112ab9ac6b (patch)
tree19574002a859d897ff4a271a983df508a824bc2b /src/soc/mediatek/mt8186/include
parentaf2f8b92974cc698f72fc1e2a1979293611c029f (diff)
soc/mediatek/mt8186: Use BIT() macro for arbiter enable bit
Replace (1 << x) with BIT(x) in pmic_wrap.h. BUG=none TEST=build pass Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com> Change-Id: I463589f02065a228a8af74447b4586e5b54e0b3b Reviewed-on: https://review.coreboot.org/c/coreboot/+/61351 Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8186/include')
-rw-r--r--src/soc/mediatek/mt8186/include/soc/pmic_wrap.h40
1 files changed, 20 insertions, 20 deletions
diff --git a/src/soc/mediatek/mt8186/include/soc/pmic_wrap.h b/src/soc/mediatek/mt8186/include/soc/pmic_wrap.h
index 78f7034b61..ccee79cf64 100644
--- a/src/soc/mediatek/mt8186/include/soc/pmic_wrap.h
+++ b/src/soc/mediatek/mt8186/include/soc/pmic_wrap.h
@@ -362,26 +362,26 @@ enum {
};
enum {
- ARB_WACS0 = 0x1 << 0,
- ARB_WACS1 = 0x1 << 1,
- ARB_WACS2 = 0x1 << 2,
- ARB_WACS3 = 0x1 << 3,
- ARB_WACS_P2P = 0x1 << 4,
- ARB_WACS_MD32 = 0x1 << 5,
- ARB_MDINF = 0x1 << 6,
- ARB_C2KINF = 0x1 << 7,
- ARB_MD_DVFSINF = 0x1 << 8,
- ARB_SPMINF = 0x1 << 9,
- ARB_SPMINF_BACKUP = 0x1 << 10,
- ARB_SRCLKEN_RCINF = 0x1 << 11,
- ARB_DCXO_CONNINF = 0x1 << 12,
- ARB_DCXO_NFCINF = 0x1 << 13,
- ARB_MCU_PMINF = 0x1 << 14,
- ARB_MD_ADCINF_0 = 0x1 << 15,
- ARB_MD_ADCINF_1 = 0x1 << 16,
- ARB_GPSINF_0 = 0x1 << 17,
- ARB_GPSINF_1 = 0x1 << 18,
- ARB_STAUPD = 0x1 << 19,
+ ARB_WACS0 = BIT(0),
+ ARB_WACS1 = BIT(1),
+ ARB_WACS2 = BIT(2),
+ ARB_WACS3 = BIT(3),
+ ARB_WACS_P2P = BIT(4),
+ ARB_WACS_MD32 = BIT(5),
+ ARB_MDINF = BIT(6),
+ ARB_C2KINF = BIT(7),
+ ARB_MD_DVFSINF = BIT(8),
+ ARB_SPMINF = BIT(9),
+ ARB_SPMINF_BACKUP = BIT(10),
+ ARB_SRCLKEN_RCINF = BIT(11),
+ ARB_DCXO_CONNINF = BIT(12),
+ ARB_DCXO_NFCINF = BIT(13),
+ ARB_MCU_PMINF = BIT(14),
+ ARB_MD_ADCINF_0 = BIT(15),
+ ARB_MD_ADCINF_1 = BIT(16),
+ ARB_GPSINF_0 = BIT(17),
+ ARB_GPSINF_1 = BIT(18),
+ ARB_STAUPD = BIT(19),
ARB_USER_EN = ARB_WACS0 | ARB_WACS1 | ARB_WACS2 | ARB_WACS3 |
ARB_WACS_P2P | ARB_WACS_MD32 | ARB_MDINF |
ARB_MD_DVFSINF | ARB_SPMINF |