diff options
author | Huayang Duan <huayang.duan@mediatek.com> | 2020-06-23 10:19:17 +0800 |
---|---|---|
committer | Hung-Te Lin <hungte@chromium.org> | 2020-12-22 03:00:07 +0000 |
commit | 131f3435fcd0e8beb94eb4d132788e5303a7550a (patch) | |
tree | 18d1d94004e70055e3f19b87e72d59782db3432c /src/soc/mediatek/mt8183/mt8183.c | |
parent | 63e2a84d598276608f2cd48dc87824c959a328f5 (diff) |
soc/mediatek/mt8192: Do memory pll init before calibration
Memory PLL is used to provide the basic clock for dram controller
and DDRPHY. PLL must be initialized as predefined way.
First, enable PLL POWER and ISO, wait at least 30us, release ISO, then
configure PLL frequency and enable PLL master switch.
At last, enable control ability for SPM to switch between active and
idle when system is switched between normal and low power mode.
TEST=Confirm Memory PLL frequency is right by frequency meter
Signed-off-by: Huayang Duan <huayang.duan@mediatek.com>
Change-Id: Ieb4e6cbf19da53d653872b166d3191c7b010dca6
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44702
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Diffstat (limited to 'src/soc/mediatek/mt8183/mt8183.c')
0 files changed, 0 insertions, 0 deletions