diff options
author | Tristan Shieh <tristan.shieh@mediatek.com> | 2018-05-31 09:20:53 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-06-11 10:30:59 +0000 |
commit | 3ddf57e24ef98284f146cf8d29044d6eea317714 (patch) | |
tree | 59232877ffc5a7066939c84bc67e9a5e17983f03 /src/soc/mediatek/mt8183/Makefile.inc | |
parent | 88d3ec222b193e2332c021a7495d93aa93f5eb06 (diff) |
mediatek/mt8183: Add a stub implementation of the MT8183 SOC
Most things still need to be filled in, but this will allow us to build
boards which use this SOC.
BUG=b:80501386
BRANCH=none
TEST=timer and uart work fine
Change-Id: Ie81fa56ffce85188e1f9e979f9b0e64b764c2627
Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com>
Reviewed-on: https://review.coreboot.org/26659
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8183/Makefile.inc')
-rw-r--r-- | src/soc/mediatek/mt8183/Makefile.inc | 32 |
1 files changed, 32 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8183/Makefile.inc b/src/soc/mediatek/mt8183/Makefile.inc new file mode 100644 index 0000000000..9f80500c0e --- /dev/null +++ b/src/soc/mediatek/mt8183/Makefile.inc @@ -0,0 +1,32 @@ +ifeq ($(CONFIG_SOC_MEDIATEK_MT8183),y) + +bootblock-$(CONFIG_SPI_FLASH) += flash_controller.c +bootblock-$(CONFIG_SPI_FLASH) += spi.c +bootblock-y += ../common/timer.c +ifeq ($(CONFIG_BOOTBLOCK_CONSOLE),y) +bootblock-$(CONFIG_DRIVERS_UART) += ../common/uart.c +endif + +verstage-$(CONFIG_SPI_FLASH) += flash_controller.c +verstage-$(CONFIG_SPI_FLASH) += spi.c +verstage-y += ../common/timer.c +verstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c + +romstage-$(CONFIG_SPI_FLASH) += flash_controller.c +romstage-$(CONFIG_SPI_FLASH) += spi.c +romstage-y += ../common/timer.c +romstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c + +ramstage-y += ../common/cbmem.c emi.c +ramstage-$(CONFIG_SPI_FLASH) += flash_controller.c +ramstage-$(CONFIG_SPI_FLASH) += spi.c +ramstage-y += ../common/timer.c +ramstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c + +CPPFLAGS_common += -Isrc/soc/mediatek/mt8183/include +CPPFLAGS_common += -Isrc/soc/mediatek/common/include + +$(objcbfs)/bootblock.bin: $(objcbfs)/bootblock.raw.bin + ./util/mtkheader/gen-bl-img.py mt8183 emmc $< $@ + +endif |