diff options
| author | V Sowmya <v.sowmya@intel.com> | 2017-09-12 14:52:12 +0530 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2017-09-13 16:18:47 +0000 |
| commit | 3670cc1bad12522e3f9eb86d923c52d4016f90e9 (patch) | |
| tree | 9a49a557a06f8af1771a7eebac33b79cd3cf7282 /src/soc/mediatek/mt8173 | |
| parent | e1bdc6aa16f9032f04f48b4b88b8f795dbea7a44 (diff) | |
intel/common/acpi: Use UART_BASE_0_ADDR macro for LPSS UART
This patch fixes the build issue by replacing UART_DEBUG_BASE_ADDRESS
macro with UART_BASE_0_ADDR macro to configure LPSS UART base adress
for ACPI debug prints.
TEST= Build and boot soraka and fetch the ASL debug prints.
Change-Id: Ib31174701c56c88829ae0e725b546b66ea1ed16d
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Reviewed-on: https://review.coreboot.org/21513
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8173')
0 files changed, 0 insertions, 0 deletions