aboutsummaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8173/Makefile.inc
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2020-12-28 21:59:11 +0800
committerHung-Te Lin <hungte@chromium.org>2020-12-31 03:09:19 +0000
commitb17e805dbf6a767c5dfb0deece4cc504ad7367f0 (patch)
treec4029ae1f49e3614fe3709d8802ecb0936d63555 /src/soc/mediatek/mt8173/Makefile.inc
parent9e685b764ac6ab41e6c7cb5f7cd3d147506d9dc6 (diff)
soc/mediatek/mt8192: Move flash_controller.c to common/
The flash controller driver can be shared among mt8173 and mt819x. TEST=boot to kernel on Asurada boot to kernel on Hana (w/o BL31) Change-Id: I4e5213563189336496122a0f2d8077b3e5245314 Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48972 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8173/Makefile.inc')
-rw-r--r--src/soc/mediatek/mt8173/Makefile.inc8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/soc/mediatek/mt8173/Makefile.inc b/src/soc/mediatek/mt8173/Makefile.inc
index 871a68995d..e824e54e14 100644
--- a/src/soc/mediatek/mt8173/Makefile.inc
+++ b/src/soc/mediatek/mt8173/Makefile.inc
@@ -3,7 +3,7 @@
ifeq ($(CONFIG_SOC_MEDIATEK_MT8173),y)
bootblock-y += bootblock.c
-bootblock-$(CONFIG_SPI_FLASH) += flash_controller.c
+bootblock-$(CONFIG_SPI_FLASH) += ../common/flash_controller.c
bootblock-y += ../common/i2c.c i2c.c
bootblock-y += ../common/pll.c pll.c
bootblock-y += ../common/spi.c spi.c
@@ -27,12 +27,12 @@ verstage-y += ../common/uart.c
verstage-y += ../common/timer.c
verstage-y += timer.c
verstage-y += ../common/wdt.c ../common/reset.c
-verstage-$(CONFIG_SPI_FLASH) += flash_controller.c
+verstage-$(CONFIG_SPI_FLASH) += ../common/flash_controller.c
verstage-y += ../common/gpio.c gpio.c
################################################################################
-romstage-$(CONFIG_SPI_FLASH) += flash_controller.c
+romstage-$(CONFIG_SPI_FLASH) += ../common/flash_controller.c
romstage-y += ../common/pll.c pll.c
romstage-y += ../common/timer.c
romstage-y += timer.c
@@ -53,7 +53,7 @@ romstage-y += ../common/rtc.c rtc.c
ramstage-y += emi.c
ramstage-y += ../common/spi.c spi.c
-ramstage-$(CONFIG_SPI_FLASH) += flash_controller.c
+ramstage-$(CONFIG_SPI_FLASH) += ../common/flash_controller.c
ramstage-y += soc.c ../common/mtcmos.c
ramstage-y += ../common/timer.c
ramstage-y += timer.c