summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-12-08 14:51:11 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-12-12 13:51:46 +0000
commite0f08727e1aacf861156c6e5a3aebdc105696680 (patch)
tree9417370250ec2102918e548dd423b3df061a1f7e /src/soc/intel
parentf339b63b02193c5f562882170655199fc31a41da (diff)
mb/ocp: Provide better defaults for UART
The baudrate of the SOC console is always 57600 and on tiogapass the 0x2f8 COM port is also used by the SOL console. Change-Id: Ia7bf9fbe10ec66f49c2c7b41938a1a33967c131a Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70500 Reviewed-by: Jonathan Zhang <jonzhang@fb.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions