aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-07-17 22:57:33 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-07-18 21:51:22 +0000
commit8e0bbb30b616fe65bb03186220753af76dfda7d2 (patch)
tree60e00ba31e1ce7398796c6810cb27cd0573089cf /src/soc/intel
parentb2de1a336855a4900245c7951c938e314f68b897 (diff)
soc/amd/stoneyridge/pstate_util: fix off by one in P-state MSR number
There are 8 P-state MSRs and not only 7. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ic2899b6e454233c6cbb8fc1e439ff069c4d3d3a9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/76545 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions