summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-30 02:38:52 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-31 09:00:25 +0000
commit4fd000193b6bfe4af734e07d2db514f808145492 (patch)
tree477037ba736c94c4e4604808ca7ff12b0fd22a53 /src/soc/intel
parenta13e3cd1dae9d53472a3f4e44ebe463a85b70021 (diff)
soc/intel/skylake/acpi: Replace Add(a,b) with ASL 2.0 syntax
Replace `Add (a, b)` with `a + b`. Change-Id: Id35c24663f529238fe17721b99ad8e93a4f5433f Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60502 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/skylake/acpi/xhci.asl6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/soc/intel/skylake/acpi/xhci.asl b/src/soc/intel/skylake/acpi/xhci.asl
index 196af97728..da5c10bac1 100644
--- a/src/soc/intel/skylake/acpi/xhci.asl
+++ b/src/soc/intel/skylake/acpi/xhci.asl
@@ -17,8 +17,7 @@ Method (UPWE, 3, Serialized)
Local0 = Arg1 + ((Arg0 - 1) * 0x10)
/* Map ((XMEM << 16) + Local0 in PSCR */
- OperationRegion (PSCR, SystemMemory,
- Add (ShiftLeft (Arg2, 16), Local0), 0x10)
+ OperationRegion (PSCR, SystemMemory, ShiftLeft (Arg2, 16) + Local0, 0x10)
Field (PSCR, DWordAcc, NoLock, Preserve)
{
PSCT, 32,
@@ -101,8 +100,7 @@ Device (XHCI)
D3HE, 1, /* D3_hot_en */
}
- OperationRegion (XREG, SystemMemory,
- Add (ShiftLeft (XMEM, 16), 0x8000), 0x200)
+ OperationRegion (XREG, SystemMemory, ShiftLeft (XMEM, 16) + 0x8000, 0x200)
Field (XREG, DWordAcc, Lock, Preserve)
{
Offset (0x1c4), /* USB2PMCTRL */