summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorWisley Chen <wisley.chen@quanta.corp-partner.google.com>2021-08-10 15:13:15 +0600
committerNick Vaccaro <nvaccaro@google.com>2021-08-12 17:51:04 +0000
commit09a32863dada661af6cdafc2914daac93924ac8b (patch)
tree80d2f6bf9feda699146f249f228fb0fbe5082eac /src/soc/intel
parent155ae1bd1c4272ead2862990d7566d58bc371da0 (diff)
mb/google/brya/variants/redrix: enable LTE PCIe port
Enable LTE PCIe port according to fw config. BUG=b:192052098 TEST=emerge-brya coreboot chromeos-bootimage Change-Id: Ic9472d2249c622858a75c63bc82e8e4e8166a3d7 Signed-off-by: Wisley Chen <wisley.chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56894 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions