summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@google.com>2020-07-29 16:28:43 -0700
committerFurquan Shaikh <furquan@google.com>2020-10-09 23:25:46 +0000
commite335c2e02fcf7ee15dd5ae947a19d65390729263 (patch)
tree5c87d2f2a63c40c2c62b601da185d9743db215b5 /src/soc/intel
parentb9a7d779b3cb48bb784d0856b6bb5f3fc6b4c1f7 (diff)
sconfig: Allow chipset to provide a base devicetree
This change extends the devicetree override one more layer and allows the chipset to provide the base devicetree. This allows the chipset to assign alias names to devices as well as set default register values. This works for both the baseboard devicetree.cb as well as variant overridetree.cb. chipset.cb: device pci 15.0 alias i2c0 off end devicetree.cb: device ref i2c0 on end BUG=b:156957424 Change-Id: Ia7500a62f6211243b519424ef3834b9e7615e2fd Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44037 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions