summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-04-19 15:17:50 +0300
committerStefan Reinauer <stefan.reinauer@coreboot.org>2016-04-21 07:39:13 +0200
commitdefbdcf3e58a7148ecd3c448e4d1e6683d54bd22 (patch)
tree6b3f4c44594420b5e88e58045ab810836a3770e0 /src/soc/intel
parente0383d2ce8b92b9efaa1e10f7234a7bb607a8a23 (diff)
AGESA vendorcode: Fix type mismatch
Fix is required to compile AGESA ramstage without raminit. Change-Id: I783883fa7a12e8a647aa432535bb990a47257e9b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/14416 Tested-by: build bot (Jenkins) Reviewed-by: Kerry Sheh <shekairui@gmail.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions