aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2017-11-05 05:56:34 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-04-17 10:41:14 +0000
commit276049f9eeb5a53d1f83ee0fb6876e965a6b7ca4 (patch)
tree072a0feb2740ad6d7202bc3c8c386c1c2fde9be0 /src/soc/intel
parent1994e448be8e843716173dc7149c8644cfd9ebc5 (diff)
nb/intel/x4x: Add a convenient macro to loop over bytelanes
During raminit a lot of procedures need to be done for each bytelane. Change-Id: Ib9a30ffabaf5c845e962e3e79cf4a20faa1d9857 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/22347 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions