summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-05-12 12:44:00 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-15 17:57:57 +0000
commitcaae2690325256036ed371646c0ce5d2115aed29 (patch)
tree0242c1ed8e12943813a31c4e8242c7ac13d82ab9 /src/soc/intel
parente43972474c0eebc478722f7c371a8c68318f24cf (diff)
soc/intel/broadwell/romstage: Clean up unused bist variable
Checking BIST is done in the bootblock. Change-Id: I3ea2eb6a37c038f7348f0abd2056eee5c07bdb9d Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32757 Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/broadwell/include/soc/romstage.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/include/soc/romstage.h b/src/soc/intel/broadwell/include/soc/romstage.h
index ece3cd8c5a..ac8265fb4c 100644
--- a/src/soc/intel/broadwell/include/soc/romstage.h
+++ b/src/soc/intel/broadwell/include/soc/romstage.h
@@ -22,7 +22,6 @@
struct chipset_power_state;
struct romstage_params {
- unsigned long bist;
struct chipset_power_state *power_state;
struct pei_data pei_data;
};