summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorKonstantin Aladyshev <aladyshev22@gmail.com>2017-08-01 15:26:30 +0300
committerMartin Roth <martinroth@google.com>2017-08-04 15:26:39 +0000
commitc4f60f33bd4ac3aa1adee05b4e91969c5327b09c (patch)
tree1131cd8bff50ae420c6745ddc2f85dc08e39e83a /src/soc/intel
parent1cda0d0e50cd39b7376d316bb19b2437852436ba (diff)
AGESA f15 f15tn f16kb: Add extra checks for incorrect SPD data
Make DMI data calculation fail-safe to incorrect SPD data. Change-Id: Ica92850cc77e1f7cbf3e7e44717de42a03b93bbe Signed-off-by: Konstantin Aladyshev <aladyshev22@gmail.com> Reviewed-on: https://review.coreboot.org/20839 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions