summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-07-22 23:11:11 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-07-25 01:14:40 +0000
commitf070253659d0e0aaeefa2a65b42cc1fa448e5829 (patch)
tree51087477bd728e1c88e8d312e4e3f1ca7a65c3f7 /src/soc/intel
parent5a2feeda39dfc5090c3a3d3bf5e4d8c0af3c650d (diff)
soc/amd/common/block/cpu/mca/mcax: add comment about McaXEnable bit
TEST=Checked on amd/mandolin with PCO APU and google/guybrush with CZN APU that the McaXEnable bit is set in the CONFIG registers of all used MCAX banks. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ia4515ba529e758f910d1d135cdce819f83ea0b5c Reviewed-on: https://review.coreboot.org/c/coreboot/+/56535 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions