summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorV Sowmya <v.sowmya@intel.com>2021-05-19 09:42:23 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-08-27 04:36:33 +0000
commitc398a204b40f6a9ccb06cb9b6af67ad528638a05 (patch)
tree9ca0a196cfeb75d2d28ce74c42270c8b46896d49 /src/soc/intel
parent1d19432e1e50dc507af2759bf83c74d5c32c6e4c (diff)
mb/intel/adlrvp: Enable SaGv support
BUG=b:187446498 TEST=Boot and verify memory trains at all the SaGv points through FSP debug logs. Signed-off-by: V Sowmya <v.sowmya@intel.com> Change-Id: I883ae50b07e7b1d5554763fd79079d40b264b721 Reviewed-on: https://review.coreboot.org/c/coreboot/+/54647 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Balaji Manigandan <balaji.manigandan@intel.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions