summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2023-04-04 10:04:07 +0200
committerLean Sheng Tan <sheng.tan@9elements.com>2023-04-06 06:53:43 +0000
commitae90fc0bb6c01bf21acbdc0b1b2b6bf3ea4cbc70 (patch)
treefb6ad844428dedeee1c920632954c0fd8ce5cfdb /src/soc/intel
parent32d5d5b75799a139143afefe3822f926afb0c665 (diff)
soc/intel/xeon_sp/spr: Default to X2APIC support
When more than 255 CPU cores are present on a board the X2APIC must be used. Select DEFAULT_X2APIC_RUNTIME to support X2APIC by default when a mainboard enables it in the devicetree. Change-Id: I3e84cfbd2a7f05b142dc4d782764edce81646c8a Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/74184 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/xeon_sp/spr/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/xeon_sp/spr/Kconfig b/src/soc/intel/xeon_sp/spr/Kconfig
index 7aa1fec53e..832aab5909 100644
--- a/src/soc/intel/xeon_sp/spr/Kconfig
+++ b/src/soc/intel/xeon_sp/spr/Kconfig
@@ -8,6 +8,7 @@ config SOC_SPECIFIC_OPTIONS
select SAVE_MRC_AFTER_FSPS
select SOC_INTEL_MEM_MAPPED_PM_CONFIGURATION
select DISABLE_ACPI_HIBERNATE
+ select DEFAULT_X2APIC_RUNTIME
config CHIPSET_DEVICETREE
string