summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-06-04 15:36:00 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-06-05 16:49:26 +0000
commit8a0aea8d58b8091c60f5cb0f580f2d9c334e3889 (patch)
tree4d3355e4ad46763468ab26298c76e5f6ec6aaac4 /src/soc/intel
parent1c70f8f48aa067e2718b36978ebf2b046508e7a1 (diff)
soc/intel/alderlake: Add IDE-R and KT device into chipset.cb
Add IDE-R and KT device to chipset.cb and leave it off by default. Change-Id: Iaa51e3dc107eb3f06ad7b2aad72a6bc112999d98 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55209 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/alderlake/chipset.cb2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/chipset.cb b/src/soc/intel/alderlake/chipset.cb
index 53d75e44aa..c51f92caae 100644
--- a/src/soc/intel/alderlake/chipset.cb
+++ b/src/soc/intel/alderlake/chipset.cb
@@ -121,6 +121,8 @@ chip soc/intel/alderlake
device pci 15.3 alias i2c3 off end
device pci 16.0 alias heci1 off end
device pci 16.1 alias heci2 off end
+ device pci 16.2 alias ide_r off end
+ device pci 16.3 alias kt off end
device pci 16.4 alias heci3 off end
device pci 16.5 alias heci4 off end
device pci 17.0 alias sata off end