summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2022-10-24 19:06:03 -0700
committerJulius Werner <jwerner@chromium.org>2022-12-09 00:48:57 +0000
commit3460aa3a421f57dc9a5cd9657cd9f0fd0ead8b72 (patch)
treee2f146e38463617b931654b8dc687ae0b9bacb97 /src/soc/intel
parentee2f0b499ba50bf66b9dcdb1726c26860f08b2cb (diff)
mem_chip_info: Update to new format
The original version of the mem_chip_info structure does not record rank information and does not allow precise modeling of certain DDR configurations, so it falls short on its purpose to compile all available memory information. This patch updates the format to a new layout that remedies these issues. Since the structure was introduced so recently that no firmware using it has been finalized and shipped yet, we should be able to get away with this without accounting for backwards compatibility. BRANCH=corsola Cq-Depend: chromium:3980175 Signed-off-by: Julius Werner <jwerner@chromium.org> Change-Id: If34e6857439b6f6ab225344e5b4dd0ff11d8d42a Reviewed-on: https://review.coreboot.org/c/coreboot/+/68871 Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Xixi Chen <xixi.chen@mediatek.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions