summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorAamir Bohra <aamirbohra@gmail.com>2021-04-07 14:31:31 +0530
committerPaul Fagerburg <pfagerburg@chromium.org>2021-08-04 15:15:48 +0000
commit1b9ae1872635eb935b0f68a1a444cce550247339 (patch)
treeff0185f9d63d1a1534eaf9d39ad0ff5d5565a7f0 /src/soc/intel
parent12441dce064add85279b17ce5a7115a85297ca7d (diff)
mb/amd/bilby: Enable DP2 and DP3 enumeration
DP2 and DP2 is muxed with USBC port. This implementation configures mux for DP functioanlity. TEST=Verify display over DP2 and DP3. Signed-off-by: Aamir Bohra <aamirbohra@gmail.com> Change-Id: If0c8dfbb47175789bb27d4506c1e8b45c425c76a Reviewed-on: https://review.coreboot.org/c/coreboot/+/56755 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: ritul guru <ritul.bits@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions