summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-06-14 10:43:36 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-06-16 09:55:19 +0000
commit02e534d8b2ebe099866ea396feaf0e09dbeefe58 (patch)
tree31c308755c100fe4e81a598e1e385c9a03a086b4 /src/soc/intel
parent6a2a5142d5d18e44a4ec0268e51d594fa0e7a147 (diff)
soc/intel/broadwell: Add missing resources in ASL
Taken from Haswell code. These resources also exist on Broadwell and should be reported to the OS. Change-Id: I45f2a6a9140d72c1cc2ee8b72621dc16c815b621 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55481 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/broadwell/acpi/hostbridge.asl3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/broadwell/acpi/hostbridge.asl b/src/soc/intel/broadwell/acpi/hostbridge.asl
index c0a3c7d593..cf8a6ce5c7 100644
--- a/src/soc/intel/broadwell/acpi/hostbridge.asl
+++ b/src/soc/intel/broadwell/acpi/hostbridge.asl
@@ -179,6 +179,9 @@ Device (PDRC)
Memory32Fixed (ReadWrite, CONFIG_FIXED_DMIBAR_MMIO_BASE, DMI_BASE_SIZE)
Memory32Fixed (ReadWrite, CONFIG_FIXED_EPBAR_MMIO_BASE, EP_BASE_SIZE)
Memory32Fixed (ReadWrite, CONFIG_MMCONF_BASE_ADDRESS, CONFIG_MMCONF_LENGTH)
+ Memory32Fixed (ReadWrite, 0xfed20000, 0x00020000) // TXT
+ Memory32Fixed (ReadWrite, 0xfed40000, 0x00005000) // TPM
+ Memory32Fixed (ReadWrite, 0xfed45000, 0x0004b000) // Misc ICH
Memory32Fixed (ReadWrite, EDRAM_BASE_ADDRESS, EDRAM_BASE_SIZE)
Memory32Fixed (ReadWrite, GDXC_BASE_ADDRESS, GDXC_BASE_SIZE)
})