summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2019-02-10 19:38:04 +0100
committerNico Huber <nico.h@gmx.de>2019-02-11 23:47:48 +0000
commitce1a9289b525259e1c4ea208d33cb4df207db734 (patch)
tree5dc48e6fe89b3bb7f90b9a52c87b24e66acc58df /src/soc/intel
parentb2566f207ed858604747bf306dfdd993bda517aa (diff)
soc/intel/bdw: Remove spurious comment
Change-Id: I45f2ca809a6acfcb80a742d29c045d04888e4d7f Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/31321 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/broadwell/bootblock/cpu.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/bootblock/cpu.c b/src/soc/intel/broadwell/bootblock/cpu.c
index 7508bc2279..2f1ac51981 100644
--- a/src/soc/intel/broadwell/bootblock/cpu.c
+++ b/src/soc/intel/broadwell/bootblock/cpu.c
@@ -41,7 +41,6 @@ static void enable_rom_caching(void)
msr_t msr;
disable_cache();
- /* Why only top 4MiB ? */
set_var_mtrr(1, CACHE_ROM_BASE, CACHE_ROM_SIZE, MTRR_TYPE_WRPROT);
enable_cache();