summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2020-12-16 08:31:45 +0100
committerMarc Jones <marc@marcjonesconsulting.com>2020-12-16 14:58:21 +0000
commitc7b63edeb47963ae97aa3478d45aaa8f4fa0cdf0 (patch)
tree6cc5399fd43649e50b21ddb370caefe04e0866c1 /src/soc/intel
parent413539536da01a08b305195e85f1303cf046e3f0 (diff)
mb/ocp/tiogapass/devicetree.cb: Add P2SB device
This fixes ocp/tiagopass not booting as after FSP-S the P2SB is accessed to read out or reconfigure the HPET and PCH IOAPIC BDF. Change-Id: Ia37bd0f14627980345cd07f20e935a10d4760b69 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48654 Reviewed-by: Marc Jones <marc@marcjonesconsulting.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions