diff options
author | Angel Pons <th3fanbus@gmail.com> | 2020-03-18 13:09:39 +0100 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2020-03-19 12:04:08 +0000 |
commit | e82b02c004e94c4f6016543088f99120be415ff3 (patch) | |
tree | 017cf5dc3d375f6c8190875e66246a65e2346d85 /src/soc/intel | |
parent | 44eeed0e5cbb1d449d2398671b29bb36b661ac6f (diff) |
nb/intel/sandybridge: Use loops on DMI register groups
The DMI link consists of four lanes, grouped in two bundles. Therefore,
some DMI registers may be organized as "per-lane" or "per-bundle". This
can be seen in the DMI initialization sequence as series of equidistant
offsets being programmed with the same value. Make this more obvious by
factoring out the register groups using loops.
With BUILD_TIMELESS=1, the binary of ASUS P8Z77-V LX2 remains identical.
Change-Id: Iebf40b2a5b37ed9060a6660840ea6cdff7eb3fc3
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39631
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions