aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/xeon_sp/romstage.c
diff options
context:
space:
mode:
authorAndrey Petrov <anpetrov@fb.com>2020-04-20 17:16:53 -0700
committerAndrey Petrov <andrey.petrov@gmail.com>2020-04-24 19:42:45 +0000
commit6d9dc243c76dfeef7b5b15e421f4a36e0247faea (patch)
treeeafd0afbe38daf45e8758e453e3b5530fc4ca833 /src/soc/intel/xeon_sp/romstage.c
parentddb3359754317a536d75c8a234cb7722be515855 (diff)
soc/intel/xeon_sp/cpx: Allow motherboards to set FSP-M parameters
We need to allow motherboards to configure certain parameters that are specific to it. Hence, invoke this function. Also, provide a weak motherboard implementation that does nothing. Change-Id: Ifa2824811273236a66e742404856fbe17d4cf496 Signed-off-by: Andrey Petrov <anpetrov@fb.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40552 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/xeon_sp/romstage.c')
-rw-r--r--src/soc/intel/xeon_sp/romstage.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/soc/intel/xeon_sp/romstage.c b/src/soc/intel/xeon_sp/romstage.c
index 9d3665c9fe..7881b0adb9 100644
--- a/src/soc/intel/xeon_sp/romstage.c
+++ b/src/soc/intel/xeon_sp/romstage.c
@@ -55,3 +55,8 @@ asmlinkage void car_stage_entry(void)
run_postcar_phase(&pcf);
}
+
+__weak void mainboard_memory_init_params(FSPM_UPD *mupd)
+{
+ printk(BIOS_SPEW, "WARNING: using default FSP-M parameters!\n");
+}