summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-07 02:35:01 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-12 19:32:15 +0000
commit2e1f7644295c8947f147f7cbbb1de6fbe83f94ae (patch)
treebe093424e6810b21d297badf29529e91c8f02d09 /src/soc/intel/tigerlake
parentdb5557972ab4e050cd1d85712f512ebbafbfcb68 (diff)
sb/intel/common/acpi/irqlinks.asl: Add missing IRQs
IRQ 10 and IRQ 11 are valid for all southbridges using this code, as per their respective datasheets. So, add them for the sake of completeness. Change-Id: Ib4504861ed316a95b9735e0ed79f108f18071b3b Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43158 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake')
0 files changed, 0 insertions, 0 deletions