aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/romstage/fsp_params_tgl.c
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2020-02-26 20:16:55 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-02-27 17:09:45 +0000
commitb7fb24677c4adff1d7648de260c3ee9e7f5b45ee (patch)
tree3446cdb9c1d0e37d3656926f127598c10e177817 /src/soc/intel/tigerlake/romstage/fsp_params_tgl.c
parentdba6c4cfc08db8cb41b3f40d9ac9e03f92056046 (diff)
soc/intel/tigerlake: Add display related UPD configs for Jasper Lake
TEST=Build dedede board Change-Id: I942a7036bf627b3d8262756e5e2026dcb0949dd5 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39131 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: V Sowmya <v.sowmya@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/romstage/fsp_params_tgl.c')
0 files changed, 0 insertions, 0 deletions