aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/meminit.c
diff options
context:
space:
mode:
authorMarc Jones <marcjones@sysproconsulting.com>2020-10-11 15:00:36 -0600
committerMarc Jones <marc@marcjonesconsulting.com>2020-10-19 01:35:50 +0000
commitb9365ef377ff4fb7957dcb05e02c30f5817444f9 (patch)
treeb2a2e7c87304533ebaa19927c520f07e6f0f569a /src/soc/intel/tigerlake/meminit.c
parentcfb0b6a8ff5bcd7d36f7e83a5c0f72c6a963f0da (diff)
soc/intel/xeon_sp/cpx: Implement platform_fsp_silicon_init_params_cb
platform_fsp_silicon_init_params_cb is called by the fsp driver and calls mainboard_silicon_init_params which sets the mainboard PCH GPIOs. Change-Id: Icf401e76741a6a7484295e999ddd566fe9510898 Signed-off-by: Marc Jones <marcjones@sysproconsulting.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46309 Reviewed-by: Jonathan Zhang <jonzhang@fb.com> Reviewed-by: Bryant Ou <bryant.ou.q@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/meminit.c')
0 files changed, 0 insertions, 0 deletions