summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/include
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-01-14 17:05:43 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-01-15 13:21:37 +0000
commit3b90603668dce79848cd349720fee4b1c1c009cf (patch)
treea516d1f62fbcddaab875e80dc3bd56b666ca8375 /src/soc/intel/tigerlake/include
parent331d71bad8290c43f6ac95ea580f848209d6a79b (diff)
nb/intel/sandybridge: refactor lane_registers[]
Rename array and use defines for the values. The patch doesn't change the resulting binary when using BUILD_TIMELESS=1 Change-Id: I774373d231a0f4a2fe82ab7c6f1318fc56bcc678 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38405 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/include')
0 files changed, 0 insertions, 0 deletions