summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/include
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@google.com>2020-09-30 13:05:09 -0700
committerNick Vaccaro <nvaccaro@google.com>2020-10-05 18:02:37 +0000
commit3b24bb6fc8c2a8b672775b70d020a1a8aa87b8e0 (patch)
tree609a656b762fa8c4769da6ca78cf10c0f030f6f6 /src/soc/intel/tigerlake/include
parent0ed02d00cb129f2aa3959116e1730d4d14da2a60 (diff)
soc: move mainboard_get_dram_part_num prototype to memory_info.h
BUG=b:169774661, b:168724473 TEST="emerge-volteer coreboot && emerge-nocturne coreboot && emerge-dedede coreboot" and verify they build successfully. Change-Id: I8b228475621ca1035fe13f8311355fc3b926e897 Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45879 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/tigerlake/include')
-rw-r--r--src/soc/intel/tigerlake/include/soc/romstage.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/tigerlake/include/soc/romstage.h b/src/soc/intel/tigerlake/include/soc/romstage.h
index 1cffcb93ae..3772db4bc1 100644
--- a/src/soc/intel/tigerlake/include/soc/romstage.h
+++ b/src/soc/intel/tigerlake/include/soc/romstage.h
@@ -5,8 +5,6 @@
#include <fsp/api.h>
-/* Provide a callback to allow mainboard to override the DRAM part number. */
-const char *mainboard_get_dram_part_num(void);
void mainboard_memory_init_params(FSPM_UPD *mupd);
void systemagent_early_init(void);
void romstage_pch_init(void);