summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/chip.h
diff options
context:
space:
mode:
authorPuthikorn Voravootivat <puthik@google.com>2020-06-10 15:17:58 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-06-17 09:18:26 +0000
commit549a853f8f50cb99098f7abec6e93efe7224ee82 (patch)
tree1778e70e147286153e0ce21490a242308cde82c7 /src/soc/intel/tigerlake/chip.h
parent2fdabd90382fc468a339201031c21974baa8c1e8 (diff)
mb/google/hatch: mushu: Add F75303 temp sensor to dptf
Update the following in dptf.asl - Add support for TSR3 - Change TSR0/TSR1/TSR2/TSR3 From: Charger, 5V, GPU , None To: Charger, GPU, F75303_GPU, F75303_GPU_POWER - Adjust fan/cpu trip point accordingly - Fix formating in dptf.asl - Throttle charger when TSR0 (charger) is hot instead of throttle CPU BUG=b:158676970 BRANCH=None TEST=grep . /sys/class/thermal/thermal_zone5/{type,temp} /sys/class/thermal/thermal_zone5/type:TSR3 /sys/class/thermal/thermal_zone5/temp:50800 Change-Id: Iedbb6bc7c1e59a027119c70791b9bc8a4d83ff87 Signed-off-by: Puthikorn Voravootivat <puthik@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42270 Reviewed-by: Shelley Chen <shchen@google.com> Reviewed-by: Bob Moragues <moragues@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/chip.h')
0 files changed, 0 insertions, 0 deletions