summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/spi.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-07-08 12:50:42 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-07-14 08:17:50 +0000
commit1b12d785da70578b4954c58b9a38285fcd5d778c (patch)
tree31f7fb1d14afc8b05f14d25ea7be4c26f547339b /src/soc/intel/skylake/spi.c
parent801aa968793f9cdb96d40efb5d015311a9f31a25 (diff)
soc/intel/common: Use SPR for backing up data way and eviction mask
This patch replaces the usage of GPR (General Purpose Registers) like ECX and EBX for backing up data way and non-eviction mask with SPR (Special Purpose Registers) EDI and ESI. Purpose of this change is to ensure the safety while developers might use ECX often while doing rdmsr/wrmsr rather than making use of EDI. TEST=Able to boot JSL and TGL platform without any hang using eNEM. Change-Id: I12e0cb7bb050e4f7b17ecf30108db335d1d82ab7 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56161 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/spi.c')
0 files changed, 0 insertions, 0 deletions