aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/chip_fsp20.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-09-03 11:50:06 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-09-03 08:21:13 +0000
commit5dee36464e05543c9603cf3d4c2890fcd3b3f32a (patch)
treebc99bd57008adaad1ec3b5d26c15909bd55ee3b5 /src/soc/intel/skylake/chip_fsp20.c
parent1a29f4aeebb954ada3960f727512d5ddec0209e2 (diff)
soc/intel/common/timer: Fix cosmetic errors as per CB:35148 review
BUG=b:139798422, b:129839774 TEST=Able to build and boot KBL/CML/ICL. Change-Id: I341eec13d275504545511904db0acd23ad34e940 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35234 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: V Sowmya <v.sowmya@intel.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/chip_fsp20.c')
0 files changed, 0 insertions, 0 deletions