aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/bootblock
diff options
context:
space:
mode:
authorWisley Chen <wisley.chen@quantatw.com>2017-03-22 23:01:46 -0400
committerAaron Durbin <adurbin@chromium.org>2017-03-24 14:44:02 +0100
commitccc21ca6856563f76f4da9cbfd7433e2ece3f29e (patch)
tree24edf6c554a7c31fa02404f43549e224daa03803 /src/soc/intel/skylake/bootblock
parent021ec2819b2200eabbaca5b6873f7024c2bd9434 (diff)
mainboard/google/snappy: Update DPTF settings
1. Remove CPU throttling effect of the charger sensor Refers Change-Id I267b6e07fa9def2c91ff9f6035f2d9437faf1965 (mb/google/reef: Remove CPU throttling effect of the charger sensor) to remove CPU throttling effect of the charger sensor since it's not relevant to throttle CPU based on the charger sensor. 2. Change TSR1 influence from 200 to 100 3. Change TSR2 sample period from 120s to 30s BUG=b:35585781 BRANCH=reef TEST=built, and verified on snappy by thermal team. Change-Id: Ic3fc51c4288b24f4e64950e5b148aed4495a1c3b Signed-off-by: Wisley Chen <wisley.chen@quantatw.com> Reviewed-on: https://review.coreboot.org/18950 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src/soc/intel/skylake/bootblock')
0 files changed, 0 insertions, 0 deletions