aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/romstage/romstage.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-03-11 07:55:24 -0800
committerLeroy P Leahy <leroy.p.leahy@intel.com>2016-05-02 22:04:54 +0200
commiteee0e229764e965996479d7eb07e6086176b8bf0 (patch)
tree5b4e9d82b4818533633431080a7bd27b5c2025b0 /src/soc/intel/quark/romstage/romstage.c
parent0e556326619ece4c7847ddc6ffccb19b02e22da4 (diff)
soc/intel/quark: Remove UPD parameters
Remove the UPD parameters to match QuarkFsp code. TEST=Build and run on Galileo Gen2 Change-Id: Ie4639d1f087cc2bc4387aa691eb66b640fe8faf9 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/14451 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/intel/quark/romstage/romstage.c')
-rw-r--r--src/soc/intel/quark/romstage/romstage.c16
1 files changed, 0 insertions, 16 deletions
diff --git a/src/soc/intel/quark/romstage/romstage.c b/src/soc/intel/quark/romstage/romstage.c
index 5bedb25b3b..93fb24b1c9 100644
--- a/src/soc/intel/quark/romstage/romstage.c
+++ b/src/soc/intel/quark/romstage/romstage.c
@@ -81,13 +81,6 @@ void soc_memory_init_params(struct romstage_params *params,
}
config = dev->chip_info;
- /* Set the parameters for MemoryInit */
- printk(BIOS_DEBUG, "Updating UPD values for MemoryInit\n");
- upd->PcdSmmTsegSize = IS_ENABLED(CONFIG_HAVE_SMI_HANDLER) ?
- config->PcdSmmTsegSize : 0;
- upd->PcdPlatformDataBaseAddress = (UINT32)pdat_file;
- upd->PcdPlatformDataMaxLen = (UINT32)pdat_file_len;
-
/* Display the ROM shadow data */
hexdump((void *)0x000ffff0, 0x10);
}
@@ -116,13 +109,4 @@ void soc_after_ram_init(struct romstage_params *params)
void soc_display_memory_init_params(const MEMORY_INIT_UPD *old,
MEMORY_INIT_UPD *new)
{
- /* Display the parameters for MemoryInit */
- printk(BIOS_SPEW, "UPD values for MemoryInit:\n");
- fsp_display_upd_value("PcdSmmTsegSize", 2,
- old->PcdSmmTsegSize, new->PcdSmmTsegSize);
- fsp_display_upd_value("PcdPlatformDataBaseAddress", 4,
- old->PcdPlatformDataBaseAddress,
- new->PcdPlatformDataBaseAddress);
- fsp_display_upd_value("PcdPlatformDataMaxLen", 4,
- old->PcdPlatformDataMaxLen, new->PcdPlatformDataMaxLen);
}