aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/Makefile.inc
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-02-20 17:15:33 -0800
committerLeroy P Leahy <leroy.p.leahy@intel.com>2016-02-22 19:32:48 +0100
commitd3de85cbcce96cd192ef414f818ec8bee08acc41 (patch)
treeea8da5727652343da91a3b8ea1b4e251f63572c1 /src/soc/intel/quark/Makefile.inc
parent9d0215363d710f7a3303724ad7a369e4a2dd2d36 (diff)
soc/intel/quark: Add the initial pieces required for ACPI tables
Enable ACPI tables TEST=None Change-Id: I38b90f54cd9b00b063557c08980e71851bf3059b Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/13758 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/intel/quark/Makefile.inc')
-rw-r--r--src/soc/intel/quark/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/quark/Makefile.inc b/src/soc/intel/quark/Makefile.inc
index 90398d2c13..c89a97e4c5 100644
--- a/src/soc/intel/quark/Makefile.inc
+++ b/src/soc/intel/quark/Makefile.inc
@@ -22,6 +22,7 @@ romstage-y += memmap.c
romstage-y += tsc_freq.c
romstage-$(CONFIG_ENABLE_BUILTIN_HSUART1) += uart_common.c
+ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
ramstage-y += chip.c
ramstage-y += memmap.c
ramstage-y += northcluster.c