summaryrefslogtreecommitdiff
path: root/src/soc/intel/jasperlake/chip.h
diff options
context:
space:
mode:
authorDinesh Gehlot <digehlot@google.com>2023-01-17 05:46:33 +0000
committerElyes Haouas <ehaouas@noos.fr>2023-01-18 05:19:02 +0000
commit4da8830c3d4f65b2bd53ed1c0f4fd7f623ca8c1e (patch)
tree235aab04805e5cd35cc644c160ad9c45edc3bcdb /src/soc/intel/jasperlake/chip.h
parent770a46c6d79b08a4effe4f5c365e58ee51f59131 (diff)
soc/intel/jasperlake: Use common gpio.h include
Replace the intelblocks/gpio.h, soc/gpio.h and soc/gpio_defs.h includes with the common gpio.h which includes soc/gpio.h which includes intelblocks/gpio.h which includes soc/gpio_defs.h. This patch also fixes alphabetic ordering of included headers. BUG=b:261778357 TEST=Able to build and boot. Signed-off-by: Dinesh Gehlot <digehlot@google.com> Change-Id: If069e66f2762eb373d35d635c09226ac5be99c7d Reviewed-on: https://review.coreboot.org/c/coreboot/+/72039 Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel/jasperlake/chip.h')
-rw-r--r--src/soc/intel/jasperlake/chip.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/intel/jasperlake/chip.h b/src/soc/intel/jasperlake/chip.h
index 896a79a0f9..2839148764 100644
--- a/src/soc/intel/jasperlake/chip.h
+++ b/src/soc/intel/jasperlake/chip.h
@@ -4,13 +4,12 @@
#define _SOC_CHIP_H_
#include <drivers/i2c/designware/dw_i2c.h>
+#include <gpio.h>
#include <intelblocks/cfg.h>
-#include <intelblocks/gpio.h>
#include <intelblocks/gspi.h>
#include <intelblocks/pcie_rp.h>
#include <intelblocks/power_limit.h>
#include <soc/gpe.h>
-#include <soc/gpio.h>
#include <soc/pch.h>
#include <soc/pci_devs.h>
#include <soc/pcie_modphy.h>