summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-11-01 14:09:09 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-11-04 08:20:03 +0000
commit6c1b18090dc28111bd362bd9f4ae7d14b6fa5117 (patch)
tree63c30fdbf5427c4a9721e93658ede1865c6a8a8c /src/soc/intel/icelake
parent522b7c032487ad61f9fc5590ea9259044fb06061 (diff)
soc/intel/icelake: Skip BIOS OpRom execution based on CONFIG_RUN_FSP_GOP
This patch replaces BIOS OpRpm execution checks from CONFIG_INTEL_GMA_ADD_VBT to CONFIG_RUN_FSP_GOP as adding VBT files doesn't mean GFX PEIM is going to execute to initialize IGD. Change-Id: Ic76529ba11f621f644d4472be6cbbc34682f00bf Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36532 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel/icelake')
-rw-r--r--src/soc/intel/icelake/graphics.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/icelake/graphics.c b/src/soc/intel/icelake/graphics.c
index 07090331cb..91f40b9c86 100644
--- a/src/soc/intel/icelake/graphics.c
+++ b/src/soc/intel/icelake/graphics.c
@@ -52,14 +52,14 @@ void graphics_soc_init(struct device *dev)
/*
* GFX PEIM module inside FSP binary is taking care of graphics
- * initialization based on INTEL_GMA_ADD_VBT Kconfig
+ * initialization based on RUN_FSP_GOP Kconfig
* option and input VBT file. Hence no need to load/execute legacy VGA
* OpROM in order to initialize GFX.
*
* In case of non-FSP solution, SoC need to select VGA_ROM_RUN
* Kconfig to perform GFX initialization through VGA OpRom.
*/
- if (CONFIG(INTEL_GMA_ADD_VBT))
+ if (CONFIG(RUN_FSP_GOP))
return;
/* IGD needs to Bus Master */