summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake/espi.c
diff options
context:
space:
mode:
authorChristian Walter <christian.walter@9elements.com>2020-09-30 13:42:35 +0200
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2020-10-08 15:38:19 +0000
commit6e536bcca873bea81e630d87d20816bd909bff2d (patch)
treefbabf5d261b58ee8489de4e74159f7864660a831 /src/soc/intel/icelake/espi.c
parent20be04a15376fb563222bad78632971e78621780 (diff)
security/intel/txt: Print chipset as hex value
Print chipset as hex value in order to make it more readable. Change-Id: Ifafbe0a1161e9fe6e790692002375f45d813b723 Signed-off-by: Christian Walter <christian.walter@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45867 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/icelake/espi.c')
0 files changed, 0 insertions, 0 deletions