summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake/elog.c
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2023-01-17 12:11:00 +0100
committerFelix Singer <felixsinger@posteo.net>2023-01-19 01:26:36 +0000
commitad6e3c847f4b11a7913db501cdc10339c9fd5ea2 (patch)
tree45c1cbc5d163ef5554fe70e50fbd9c1ffd76471f /src/soc/intel/icelake/elog.c
parent89a269af9dd289f1a7a2e44a3854e14483d20431 (diff)
tree: Drop Intel Ice Lake support
Intel Ice Lake is unmaintained and the only user of this platform ever was the Intel CRB (Customer Reference Board). As it looks like, it was never ready for production as only engineering sample CPUIDs are supported. As announced in the 4.19 release notes, remove support for Intel Icelake code and move any maintenance on the 4.19 branch. This affects the following components and their related code: * Intel Ice Lake SoC * Intel Ice Lake CRB mainboard * Documentation Change-Id: Ia796d4dc217bbcc3bbd9522809ccff5a46938094 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/72008 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/icelake/elog.c')
-rw-r--r--src/soc/intel/icelake/elog.c117
1 files changed, 0 insertions, 117 deletions
diff --git a/src/soc/intel/icelake/elog.c b/src/soc/intel/icelake/elog.c
deleted file mode 100644
index 01f133ac86..0000000000
--- a/src/soc/intel/icelake/elog.c
+++ /dev/null
@@ -1,117 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0-only */
-
-#include <bootstate.h>
-#include <console/console.h>
-#include <stdint.h>
-#include <elog.h>
-#include <intelblocks/pmclib.h>
-#include <soc/pci_devs.h>
-#include <soc/pm.h>
-
-static void pch_log_gpio_gpe(u32 gpe0_sts, u32 gpe0_en, int start)
-{
- int i;
-
- gpe0_sts &= gpe0_en;
-
- for (i = 0; i <= 31; i++) {
- if (gpe0_sts & (1 << i))
- elog_add_event_wake(ELOG_WAKE_SOURCE_GPE, i + start);
- }
-}
-
-static void pch_log_wake_source(const struct chipset_power_state *ps)
-{
- /* Power Button */
- if (ps->pm1_sts & PWRBTN_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_PWRBTN, 0);
-
- /* RTC */
- if (ps->pm1_sts & RTC_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_RTC, 0);
-
- /* PCI Express (TODO: determine wake device) */
- if (ps->pm1_sts & PCIEXPWAK_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_PCIE, 0);
-
- /* PME (TODO: determine wake device) */
- if (ps->gpe0_sts[GPE_STD] & PME_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_PME, 0);
-
- /* Internal PME (TODO: determine wake device) */
- if (ps->gpe0_sts[GPE_STD] & PME_B0_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_PME_INTERNAL, 0);
-
- /* SMBUS Wake */
- if (ps->gpe0_sts[GPE_STD] & SMB_WAK_STS)
- elog_add_event_wake(ELOG_WAKE_SOURCE_SMBUS, 0);
-
- /* Log GPIO events in set 1-3 */
- pch_log_gpio_gpe(ps->gpe0_sts[GPE_31_0], ps->gpe0_en[GPE_31_0], 0);
- pch_log_gpio_gpe(ps->gpe0_sts[GPE_63_32], ps->gpe0_en[GPE_63_32], 32);
- pch_log_gpio_gpe(ps->gpe0_sts[GPE_95_64], ps->gpe0_en[GPE_95_64], 64);
- /* Treat the STD as an extension of GPIO to obtain visibility. */
- pch_log_gpio_gpe(ps->gpe0_sts[GPE_STD], ps->gpe0_en[GPE_STD], 96);
-}
-
-static void pch_log_power_and_resets(const struct chipset_power_state *ps)
-{
- /* Thermal Trip */
- if (ps->gblrst_cause[0] & GBLRST_CAUSE0_THERMTRIP)
- elog_add_event(ELOG_TYPE_THERM_TRIP);
-
- /* PWR_FLR Power Failure */
- if (ps->gen_pmcon_a & PWR_FLR)
- elog_add_event(ELOG_TYPE_POWER_FAIL);
-
- /* SUS Well Power Failure */
- if (ps->gen_pmcon_a & SUS_PWR_FLR)
- elog_add_event(ELOG_TYPE_SUS_POWER_FAIL);
-
- /* TCO Timeout */
- if (ps->prev_sleep_state != ACPI_S3 &&
- ps->tco2_sts & TCO2_STS_SECOND_TO)
- elog_add_event(ELOG_TYPE_TCO_RESET);
-
- /* Power Button Override */
- if (ps->pm1_sts & PRBTNOR_STS)
- elog_add_event(ELOG_TYPE_POWER_BUTTON_OVERRIDE);
-
- /* RTC reset */
- if (ps->gen_pmcon_b & RTC_BATTERY_DEAD)
- elog_add_event(ELOG_TYPE_RTC_RESET);
-
- /* Host Reset Status */
- if (ps->gen_pmcon_a & HOST_RST_STS)
- elog_add_event(ELOG_TYPE_SYSTEM_RESET);
-
- /* ACPI Wake Event */
- if (ps->prev_sleep_state != ACPI_S0)
- elog_add_event_byte(ELOG_TYPE_ACPI_WAKE, ps->prev_sleep_state);
-}
-
-static void pch_log_state(void *unused)
-{
- struct chipset_power_state *ps = pmc_get_power_state();
-
- if (!ps) {
- printk(BIOS_ERR, "chipset_power_state not found!\n");
- return;
- }
-
- /* Power and Reset */
- pch_log_power_and_resets(ps);
-
- /* Wake Sources */
- if (ps->prev_sleep_state > ACPI_S0)
- pch_log_wake_source(ps);
-}
-
-BOOT_STATE_INIT_ENTRY(BS_DEV_INIT, BS_ON_EXIT, pch_log_state, NULL);
-
-void elog_gsmi_cb_platform_log_wake_source(void)
-{
- struct chipset_power_state ps;
- pmc_fill_pm_reg_info(&ps);
- pch_log_wake_source(&ps);
-}