aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_broadwell_de/smmrelocate.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-12-18 10:24:55 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-01-07 10:27:32 +0000
commitf212cf3506a9ad3d699a4afe148bfd554932f7b8 (patch)
tree86f810f53d78c9f1e368f4e75d3991158cec2fcf /src/soc/intel/fsp_broadwell_de/smmrelocate.c
parent844eda0f3b69e8b724fdf14fc663f808f686037f (diff)
soc/intel: Standardize names of common MSRs
Use defined name in Intel 64 and IA-32 Architectures Software Developer’s Manual. Renamed MSRs are (register address, register name): 0x35 MSR_CORE_THREAD_COUNT 0x121 MSR_EMULATE_PM_TIMER 0x1f4 MSR_PRMRR_PHYS_BASE 0x1f5 MSR_PRMRR_PHYS_MASK 0x2f4 MSR_UNCORE_PRMRR_PHYS_BASE 0x2f5 MSR_UNCORE_PRMRR_PHYS_MASK Change-Id: I53f11a2ce831456d598aa21303a817d18ac89bba Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30288 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Diffstat (limited to 'src/soc/intel/fsp_broadwell_de/smmrelocate.c')
-rw-r--r--src/soc/intel/fsp_broadwell_de/smmrelocate.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/fsp_broadwell_de/smmrelocate.c b/src/soc/intel/fsp_broadwell_de/smmrelocate.c
index c8a9e004f1..f8f98c231d 100644
--- a/src/soc/intel/fsp_broadwell_de/smmrelocate.c
+++ b/src/soc/intel/fsp_broadwell_de/smmrelocate.c
@@ -46,8 +46,8 @@ static inline void write_prmrr(struct smm_relocation_params *relo_params)
{
printk(BIOS_DEBUG, "Writing PRMRR. base = 0x%08x, mask=0x%08x\n",
relo_params->prmrr_base.lo, relo_params->prmrr_mask.lo);
- wrmsr(PRMRRphysBase_MSR, relo_params->prmrr_base);
- wrmsr(PRMRRphysMask_MSR, relo_params->prmrr_mask);
+ wrmsr(MSR_PRMRR_PHYS_BASE, relo_params->prmrr_base);
+ wrmsr(MSR_PRMRR_PHYS_MASK, relo_params->prmrr_mask);
}
static void update_save_state(int cpu, uintptr_t curr_smbase,